Programming Teridian Meter ICs

This Application Note describes interfaces, tools, precautions, and processes that are to be used for programming the flash memories of the Teridian 71M651X, 71M652X, and 71M653X Energy Meter ICs. In addition, recommendations are given for the design of meter boards that ensure that program code can be erased and reloaded under all circumstances.

Programming Tools

The simplest approach to programming the Teridian meter ICS is to use one of the existing tools. Programming tools currently available are:

- TFP2 Flash Programmer
- ADM51 ICE (In-circuit emulator)
- Third-party programmers

The TFP2 Flash Programmer

The TFP2 is available from Teridian at a very affordable price. It is capable of programming the target IC in the target circuit. Operation is manual by pushing a button to initiate the programming process, but can also be controlled by ATE equipment. It is easy to combine several TFP2 devices in parallel to achieve higher throughput.

The target code can be loaded into the TFP2 using a serial cable and HyperTerminal or any other terminal program. The operational code for the TFP2 can be field-upgraded. The latest firmware for the TFP2 at the time of editing this document is revision 1.51.

The target-interface cable of the TFP2 can be a simple twisted cable terminated with a 0.1” header connector. In addition, the TFP2 provides the TYCO/AMP 10x2 high-density connector compatible with the connector used by the ADM51 ICE. This connector includes access to the ICE_E signal (used for the 71M652X and 71M653X ICs) on pin 2.

Simple programmers may be implemented using the TFP2 and an external customer-supplied PCB with a socket that accommodates the target IC. See section Required Hardware Adjustments for a description of the necessary pin connections.

Note: The TFP2 requires all records to be in sequential (ascending) order. Teridian provides a utility (CHKSUM.EXE) that pre-processes Intel Hex files generated by the Keil compiler/linker for use with the TFP2. This utility is provided with the TFP2.

ICE (Signum Systems Model ADM51)

The ADM51 is available from Signum Systems (www.signum.com). It is primarily used for in-circuit emulation, i.e. a development tool, but it can also be used to flash program Teridian metering ICs in small quantities.

Third-Party Programmers

Single-IC, multiple as well as high-volume programmers with handlers and feeders are currently being sold and supported by the following manufacturer:

- BPM Microsystems, Houston, TX (USA) – www.bpmmicro.com
Discontinued Programming Tools

Please note that the following tools are discontinued and no longer supported by Teridian:

- TFP1 – the predecessor of the TFP2, allowing in-system programming. The TFP2 covers the full functionality of the TFP1.
- FDBM – a simple board that could be used for in-system programming. The FDBM required a user interface (GUI) running on a Windows PC.
- TGP1 – this gang programmer is being replaced by third-party products from well-known manufacturers of programming devices (see note above).

Hardware Interface for Programming

The Teridian 71M65XX parts are programmed via their ICE interface. The signals shown in Table 1 are necessary to communicate between the flash programmer and the DUT. See the individual data sheets for the location of the ICE interface pins.

<table>
<thead>
<tr>
<th>Signal</th>
<th>Direction</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>E_TCLK</td>
<td>Output from DUT</td>
<td>Data clock (5 MHz)</td>
</tr>
<tr>
<td>E_RXTX</td>
<td>Bi-directional</td>
<td>Data input/output</td>
</tr>
<tr>
<td>E_RST</td>
<td>Bi-directional</td>
<td>Flash programmer reset (active low)</td>
</tr>
<tr>
<td>ICE_E</td>
<td>Input to DUT</td>
<td>Enables the ICE interface (71M652X and 71M653X only)</td>
</tr>
</tbody>
</table>

Table 1: Flash Interface Signals

*The E_RST signal should only be driven by the flash programmer when enabling the interface signals.
*The flash programmer must release E_RST at all other times.

The programming protocol is proprietary to Signum Systems.

Required Hardware Adjustments

Besides establishing IC power supply and ground, the following pins have to be taken care of in order to successfully flash program the Teridian meter ICs:

V1: V1 has to be stable and above the VBIAS threshold (see the IC data sheet for the value of VBIAS). For the 71M651X series of ICs, V1 has to be tied to 3.3 VDC in order to deactivate the hardware watchdog timer. For the 71M652X and 71M653X series, V1 should be above VBIAS. For these devices, activating ICE_E takes care of the watchdog timer.

ICE_E: This pin is only available on the 71M652X and 71M653X devices. This pin has to be at 3.3 VDC during the programming operation.

XIN/XOUT: The Teridian meter ICs generate the E_TCLK signal from the 32-kHz signal generated by the internal clock oscillator in conjunction with the external crystal and two load capacitors. See the IC data sheet for appropriate crystal and capacitor values.

VBIAS: This pin should have a 0.1 µF capacitor to ground.

V2P5: This pin should have a 0.1 µF capacitor to ground.

RESET(Z): The low-active RESETZ pin (71M651X) should be tied to 3.3 VDC. The high-active RESET pin (71M652X, 71M653X) should be tied to ground.

All other pins may float.

Special Cases

Virgin parts (all flash locations are 0xFF) or parts that have been flash erased require no special precautions. All parts may contain a short test pattern that is applied during ATE test at the factory. These parts can be treated as un-programmed parts.
A few special cases apply under the circumstances listed below:

- The **SECURE** bit in the SFR memory is set.
- Target code sets the **SECURE** bit in the SFR memory.
- The **ECK_DIS** bit in I/O RAM memory range is set, disabling the E_TCLK output.
- The part is programmed with valid or partial operational firmware, and the on-chip CE (compute engine) is active, preventing flash access (71M652X, 71M653X only).

The special cases listed above will be discussed in the following sections.

### The **SECURE** Bit

#### General Remarks

The **SECURE** bit prevents access to the code image. If the **SECURE** bit is set during the preboot phase of the IC, there is no hardware measure that defeats it. The only way to reset the **SECURE** bit is to mass erase all flash memory, followed by a reset.

It is important to note that the **SECURE** bit is set by the MPU executing the target code (see Figure 1 for a code example), not by the programmer. The **SECURE** bit protects the customer’s IP from unwanted access, but requires a few additional steps from the programmer when the IC needs to be programmed/verified or reprogrammed.

#### STARTUP1:

```
CLR 0xA8^7 ; Disable interrupts
MOV 0B2h,#40h ; Set SECURE bit.
MOV 0E8h,#FFh ; Refresh WDT
```

**Figure 1: Assembler Code Activating the **SECURE** Bit**

This is how flash security works: When the IC powers up, the MPU’s PC is reset to 0x0000 (reset vector) and starts executing the pre-boot code. This is a block of code consisting of the first 60 MPU cycles located at address 0x0000, during which the ICE interface is disabled. Startup code can set the **SECURE** bit in the SFR space during the pre-boot cycle to enable flash security. Since **SECURE** can only be set but not reset (this bit can only be reset by a hardware reset), and ICE access is impossible during the pre-boot cycle, external hardware has no way to access flash memory. The **SECURE** bit is part of a register in the SFR space of the on-chip MPU. The individual IC data sheets contain information about the location of the **SECURE** bit.

#### ADM51 ICE

In the user interface of the emulator, a target IC with the **SECURE** bit set will be indicated as shown in Figure 2. The user has the option of erasing the target IC flash and then resetting the IC, which is best achieved by removing the board power. For systems containing a battery, the battery must be briefly disconnected, or, if the reset signal is accessible, it can be activated to force the target IC into reset.

After this, the target IC comes up as a regular erased part in the emulator user interface.

#### TFP2

The TFP2 will issue a simple status message on its terminal interface indicating that the **SECURE** bit in the target IC is set.

Continuing with a flash erase operation followed by a flash programming operation is transparent to the user.

If the target is a 71M652X or 71M653X, and the ICE_E signal of the target IC is accessible on the programming interface, the sequence is as follows:

- The TFP2 erases the target flash memory
- The TFP2 releases the ICE_E signal. This will cause a target reset if the watchdog timer of the target IC is enabled.
- The TFP2 now programs the target IC
Figure 2: ICE Interface Announcing **SECURE** Bit Set

Figure 3: ICE Interface with Missing E_TCLK
Programming ICs with Target Code that Sets the **SECURE** Bit

There is no difference between programming targets with regular code and programming targets with code that sets the **SECURE** bit. However, verifying code containing instructions that set the **SECURE** bit requires special care. This is because once the code is allowed to execute, no access to the flash memory is possible.

**ADM51 ICE Emulator and TFP2**

The following method is used to verify the contents of the target flash memory:

- Once, the MPU started executing the just programmed code, no access to read or verify the flash would be possible.
- The verify operation is performed by halting the target IC, thus preventing the IC from executing the code.
- Once, the target flash is verified and code starts executing, no further verification will be possible.

This process is transparent to the user.

Programming ICs when the **ECK_DIS** Bit Is Set

This case can present a challenge since the E_TCLK signal is essential for the function of the programming interface.

**ADM51 ICE**

With the target emulator clock missing, the user interface of the ADM51 (WEMU51) will generate the display shown in Figure 3. Depending on how early in the code the **ECK_DIS** bit is set, repeated resets of the target may give the ADM51 a chance to halt the target before it has a chance to set the **ECK_DIS** bit. Once this has been achieved, the user interface will appear normal and the user has the opportunity to erase the target flash memory.

**TFP2**

The TFP2 can react very fast to activity on the target programmer interface. A disabled E_TCLK signal is usually not a problem for the TFP2.

Programming ICs Containing Partial or Full Operational Code

In the 71M652X and 71M653X ICs, the CE (on-chip computation engine) reads its instructions from the flash memory that is shared with the MPU. An active CE can block access to the flash memory for external equipment. The control bit that enables and disables the CE is located at I/O RAM address 0x2000, bit 4.

**ADM51 ICE**

A typical screen shot of the ADM51 user interface (WEMU51) is shown in Figure 4. The “XDATA_1” window shows the contents of the I/O RAM addresses 0x1FF0 to 0x2137. The area highlighted in yellow displays addresses that contain actual I/O RAM hardware registers. The register at 0x2000 contains the value 0xB0.

Before erasing or programming the target flash memory, the value 0x00 must be entered at 0x2000. This will stop the CE and prepare the target IC for programming.

**TFP2**

The TFP2 takes care of the CE automatically. No user inputs are required.
Figure 4: ICE Interface Showing I/O RAM
Preparing Target Image Files (Hex Files)

Both the ADM51 ICE and the Teridian TFP2 process target image data in the form of Intel Hex files. The same format is used by the BPM Microsystems programmers.

The Intel HEX file is an ASCII text file with lines of text that conform to the Intel HEX file format. Each line in an Intel HEX file contains one HEX record. These records are made up of hexadecimal numbers that represent machine language code and/or constant data.

**Note:** Proper device programming requires that all records are in sequential (ascending) order. Teridian provides a utility called CHKSUM.EXE that pre-processes Intel Hex files for use with programmers. This utility is provided with the TFP2 and is described on page 11.

Record Format

An Intel HEX file is composed of any number of HEX records. Each record is made up of five fields that are arranged in the following format:

:llaaatt[dd...]cc

Each group of letters corresponds to a different field, and each letter represents a single hexadecimal digit. Each field is composed of at least two hexadecimal digits—which make up a byte—as described below:

- : is the colon that starts every Intel HEX record.
- ll is the record-length field that represents the number of data bytes (dd) in the record.
- aaaa is the address field that represents the starting address for subsequent data in the record.
- tt is the field that represents the HEX record type, which may be one of the following:
  - 00 - data record
  - 01 - end-of-file record
  - 02 - extended segment address record
  - 04 - extended linear address record (ELAR)
- dd is a data field that represents one byte of data. A record may have multiple data bytes. The number of data bytes in the record must match the number specified by the ll field.
- cc is the checksum field that represents the checksum of the record. The checksum is calculated by summing the values of all hexadecimal digit pairs in the record modulo 256 and taking the two's complement.

The Intel HEX file is made up of any number of data records that are terminated with a carriage return and a linefeed. Data records appear as shown in the following example:

:10246200464C5549442050524F46494C4500464C33

This record is decoded as follows:

:10246200464C5549442050524F46494C4500464C33

where:

- 10 is the number of data bytes in the record.
- 2462 is the address where the data are to be located in memory.
- 00 is the record type 00 (a data record).
- 464C...464C is the data.
- 33 is the checksum of the record.
Intel Hex386 File Format

For banked code, as used for the 71M653X devices (71M6531, 71M6532, 71M6533, 71M6534H), the Intel Hex386 file format (Extended Linear Address Records) is used:

Extended linear address records are also known as 32-bit address records and HEX386 records. These records contain the upper 16 bits (bits 16-31) of the data address. The extended linear address record always has two data bytes and appears as follows:

:020000040001F9

where:

- 02 is the number of data bytes in the record.
- 0000 is the address field. For the extended linear address record, this field is always 0000.
- 04 is the record type 04 (an extended linear address record).
- 0001 represents the upper 16 bits of the address.
- F9 is the checksum of the record and is calculated as 0x01 + NOT(0x02 + 0x00 + 0x00 + 0x04 + 0x00 + 0x01).

When an extended linear address record is read, the extended linear address stored in the data field is saved and is applied to subsequent records read from the Intel HEX file. The linear address remains effective until changed by another extended address record.

The absolute-memory address of a data record is obtained by adding the address field in the record to the shifted address data from the extended linear address record. The following example illustrates this process:

<table>
<thead>
<tr>
<th>Address from the data record's address field</th>
<th>0x2462</th>
</tr>
</thead>
<tbody>
<tr>
<td>Extended linear address record data field</td>
<td>0x0001</td>
</tr>
<tr>
<td>Absolute-memory address</td>
<td>0x00012462</td>
</tr>
</tbody>
</table>

During the programming process, the programmer must parse the Intel hex file for the ELAR records and perform address translations depending on the bank that is to be programmed. A summary of the operations involved in this process is shown in Figure 5.
### Intel Hex Record

<table>
<thead>
<tr>
<th>Byte count</th>
<th>Address (HRA)</th>
<th>Record type</th>
<th>Data</th>
<th>Meaning</th>
<th>Target bank</th>
<th>Address in bank</th>
<th>Address Calculation</th>
</tr>
</thead>
<tbody>
<tr>
<td>:20</td>
<td>0000</td>
<td>00</td>
<td>Data</td>
<td>First 32 bytes at 0x00000</td>
<td>Base bank</td>
<td>0x0000</td>
<td>=HRA 01</td>
</tr>
<tr>
<td>:20</td>
<td>0020</td>
<td>00</td>
<td>Data</td>
<td>32 bytes at 0x00020</td>
<td>Base bank</td>
<td>0x0020</td>
<td>=HRA 01</td>
</tr>
<tr>
<td>...</td>
<td>7FE0</td>
<td>00</td>
<td>Data</td>
<td>Last 32 bytes at 0x07FE0</td>
<td>Base bank</td>
<td>0x7FE0</td>
<td>=HRA 01</td>
</tr>
<tr>
<td>:20</td>
<td>8000</td>
<td>00</td>
<td>Data</td>
<td>First 32 bytes at 0x08000</td>
<td>Bank 1</td>
<td>0x0000</td>
<td>=HRA=0x8000 01</td>
</tr>
<tr>
<td>:20</td>
<td>8020</td>
<td>00</td>
<td>Data</td>
<td>32 bytes at 0x08020</td>
<td>Bank 1</td>
<td>0x0020</td>
<td>=HRA=0x8000 01</td>
</tr>
<tr>
<td>...</td>
<td>FFE0</td>
<td>00</td>
<td>Data</td>
<td>Last 32 bytes at 0x0FFFE0</td>
<td>Bank 1</td>
<td>0x7FE0</td>
<td>=HRA-0x8000 01</td>
</tr>
<tr>
<td>:02</td>
<td>0000</td>
<td>04</td>
<td>0001</td>
<td>Address offset for records to follow = 0x0001</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>:20</td>
<td>0000</td>
<td>00</td>
<td>Data</td>
<td>First 32 bytes at 0x10000</td>
<td>Bank 2</td>
<td>0x0000</td>
<td>=HRA 02</td>
</tr>
<tr>
<td>:20</td>
<td>0020</td>
<td>00</td>
<td>Data</td>
<td>32 bytes at 0x10020</td>
<td>Bank 2</td>
<td>0x0020</td>
<td>=HRA 02</td>
</tr>
<tr>
<td>...</td>
<td>7FE0</td>
<td>00</td>
<td>Data</td>
<td>Last 32 bytes at 0x17FE0</td>
<td>Bank 2</td>
<td>0x7FE0</td>
<td>=HRA 02</td>
</tr>
<tr>
<td>:20</td>
<td>8000</td>
<td>00</td>
<td>Data</td>
<td>First 32 bytes at 0x18000</td>
<td>Bank 3</td>
<td>0x0000</td>
<td>=HRA=0x8000 03</td>
</tr>
<tr>
<td>:20</td>
<td>8020</td>
<td>00</td>
<td>Data</td>
<td>32 bytes at 0x18020</td>
<td>Bank 3</td>
<td>0x0020</td>
<td>=HRA=0x8000 03</td>
</tr>
<tr>
<td>...</td>
<td>FFE0</td>
<td>00</td>
<td>Data</td>
<td>Last 32 bytes at 0x1FFFE0</td>
<td>Bank 3</td>
<td>0x7FE0</td>
<td>=HRA-0x8000 03</td>
</tr>
<tr>
<td>:02</td>
<td>0000</td>
<td>04</td>
<td>0002</td>
<td>Address offset for records to follow = 0x0002</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>:20</td>
<td>0000</td>
<td>00</td>
<td>Data</td>
<td>First 32 bytes at 0x20000</td>
<td>Bank 4</td>
<td>0x0000</td>
<td>=HRA 04</td>
</tr>
<tr>
<td>:20</td>
<td>0020</td>
<td>00</td>
<td>Data</td>
<td>32 bytes at 0x20020</td>
<td>Bank 4</td>
<td>0x0020</td>
<td>=HRA 04</td>
</tr>
<tr>
<td>...</td>
<td>7FE0</td>
<td>00</td>
<td>Data</td>
<td>Last 32 bytes at 0x27FE0</td>
<td>Bank 4</td>
<td>0x7FE0</td>
<td>=HRA 04</td>
</tr>
<tr>
<td>:20</td>
<td>8000</td>
<td>00</td>
<td>Data</td>
<td>First 32 bytes at 0x28000</td>
<td>Bank 5</td>
<td>0x0000</td>
<td>=HRA=0x8000 05</td>
</tr>
<tr>
<td>:20</td>
<td>8020</td>
<td>00</td>
<td>Data</td>
<td>32 bytes at 0x28020</td>
<td>Bank 5</td>
<td>0x0020</td>
<td>=HRA=0x8000 05</td>
</tr>
<tr>
<td>...</td>
<td>FFE0</td>
<td>00</td>
<td>Data</td>
<td>Last 32 bytes at 0x2FFFE0</td>
<td>Bank 5</td>
<td>0x7FE0</td>
<td>=HRA-0x8000 05</td>
</tr>
<tr>
<td>:02</td>
<td>0000</td>
<td>04</td>
<td>0003</td>
<td>Address offset for records to follow = 0x0003</td>
<td>--</td>
<td>--</td>
<td>--</td>
</tr>
<tr>
<td>:20</td>
<td>0000</td>
<td>00</td>
<td>Data</td>
<td>First 32 bytes at 0x30000</td>
<td>Bank 6</td>
<td>0x0000</td>
<td>=HRA 06</td>
</tr>
<tr>
<td>:20</td>
<td>0020</td>
<td>00</td>
<td>Data</td>
<td>32 bytes at 0x30020</td>
<td>Bank 6</td>
<td>0x0020</td>
<td>=HRA 06</td>
</tr>
<tr>
<td>...</td>
<td>7FE0</td>
<td>00</td>
<td>Data</td>
<td>Last 32 bytes at 0x37FE0</td>
<td>Bank 6</td>
<td>0x7FE0</td>
<td>=HRA 06</td>
</tr>
<tr>
<td>:20</td>
<td>8000</td>
<td>00</td>
<td>Data</td>
<td>First 32 bytes at 0x38000</td>
<td>Bank 7</td>
<td>0x0000</td>
<td>=HRA=0x8000 07</td>
</tr>
<tr>
<td>:20</td>
<td>8020</td>
<td>00</td>
<td>Data</td>
<td>32 bytes at 0x38020</td>
<td>Bank 7</td>
<td>0x0020</td>
<td>=HRA=0x8000 07</td>
</tr>
<tr>
<td>...</td>
<td>FFE0</td>
<td>00</td>
<td>Data</td>
<td>Last 32 bytes at 0x3FFFE0</td>
<td>Bank 7</td>
<td>0x7FE0</td>
<td>=HRA-0x8000 07</td>
</tr>
</tbody>
</table>

---

**Figure 5: Processing of Intel Hex Records for the Programming of Bank-Switched Code**

---

**Generating Target Image Files for the 71M651X and 71M652X**

Generating Target Image Files for the 71M651X and 71M652X is straightforward when using the Keil C51 Compiler kit ([www.keil.com](http://www.keil.com)). Figure 6 shows the dialog box that defines the characteristics of the output file in µVision3, the Keil development environment. “Create Hex File” should be checked and “HEX-80” should be selected under HEX Format. These settings guarantee that a target image file compatible with the ADM51 is created. After generating the target image file, the CHKSUM.EXE utility should be used to guarantee compatibility with the TFP2 and other programmers. This utility is described on page 11.
Target Image Files for the 71M653X

The Keil BL51 linker and its associated hex converter produce a separate Intel hex file for each flash memory bank. These files end with names such as .H01 for bank 1, .H02 for bank 2, etc. The ADM51 and the TFP2 expect a single Intel 386 hex file with a .hex file extension.

The CD ROM shipped with Teridian 71M653X Demo Kits contains a utility called bank_merge.exe. This utility runs in a DOS command window and merges the bank files generated by the Keil BL51 linker into one Intel-386 hex file.
When using Keil’s Lx51 advanced linker, the output dialog contains a pull-down list of hex formats. Select the “i386” hex file option.

**Note:** A hex file processed with the bank_merge.exe utility need not and should not be processed with the CHKSUM.EXE utility.

### The CHKSUM.EXE Utility

Prior to downloading the target image hex file to the TFP2 or other programmers, the image file must be pre-processed using the CHKSUM.EXE utility provided by Teridian. A hex file not processed with CHKSUM.EXE will result in incomplete programming of the target’s FLASH memory. The target’s code must be of the Extended Intel ASCII HEX-80 format for processing by CHKSUM.EXE.

From the DOS Command prompt, invoke CHKSUM.EXE as follows:

```
chksum kb <infile.hex >outfile.hex
```

where:

- **kb** = desired file size, Memory Size Switch setting to be used during TFP2 downloading and target programming
- **infile** = target code hex file to be processed
- **outfile** = processed target code hex file to be downloaded to TFP2

Figure 7 shows a typical invocation of CHKSUM.EXE.

---

**Figure 8: CHKSUM.EXE Hex File Processing**

The purpose of the CHKSUM utility is to organize the individual hex records into a contiguous structure with addresses sequentially increasing. Some compilers produce non-sequential hex files. The TFP2 assumes a sequential file structure. A non-sequential hex file downloaded to the TFP2 results in missing bytes (the missing bytes are the out-of-sequence hex records) in the target flash memory (when the target is then programmed with the TFP2).

**Note:** Do not use CHKSUM.EXE on files processed with the bank_merge.exe utility!

The CHKSUM.EXE utility may or may not overwrite the last four bytes of the downloaded target hex file depending on whether these locations are used or not.
The following cases apply to using the CHKSUM.EXE utility (see Table 2 for examples):

1. If the last four bytes of the target hex file are unused (0xFF), the CHKSUM.EXE utility will insert its own calculated two-byte CRC and two-byte checksum.
2. If any of the last four bytes of the target hex file are non-0xFF values, the CHKSUM.EXE utility will NOT overwrite the four original values.

<table>
<thead>
<tr>
<th>Last 4 Bytes of Original Intel Hex File</th>
<th>Target Image Created in TFP2 EEPROM by CHKSUM.EXE</th>
<th>Comment</th>
</tr>
</thead>
<tbody>
<tr>
<td>0xFF 0xFF 0xFF 0xFF</td>
<td>CRC MSB  CRC LSB  CS MSB  CS LSB</td>
<td>All four bytes are 0xFF. These four bytes are replaced with 2 CRC and 2 checksum bytes.</td>
</tr>
<tr>
<td>0xFF 0xB5 0xFF 0xFF</td>
<td>0xFF 0xB5 0xFF 0xFF</td>
<td>At least one byte is not 0xFF. All four bytes are maintained.</td>
</tr>
<tr>
<td>0xA3 0xF1 0x72 0x8C</td>
<td>0xA3 0xF1 0x72 0x8C</td>
<td>All four bytes are not equal to 0xFF. The original content of the last four bytes is maintained.</td>
</tr>
</tbody>
</table>

Table 2: Flash Images Generated by CHKSUM.EXE (Example)

The CHKSUM.EXE utility displays the warning shown in Figure 8 when it encounters non-0xFF values at the last four memory locations.

Figure 9: CHKSUM.EXE File Processing Warning

When programming the target FLASH memory, the last four bytes of the target hex file are transferred intact. Either the CHKSUM.EXE calculated CRC and checksum bytes are copied or the original target’s hex data are copied. If the last two bytes of the target hex file are 0xFF (CHKSUM not used), the TFP2 overwrites the last two 0xFF bytes with its calculated checksum during the Hyper-Terminal file Download operation.

The TFP2 will display the message shown in Figure 9 when powering up.
Figure 10: TFP2 File Processing Message

If the target hex file has non-FF values in any of the last four bytes, the power-on message screen shown in Figure 9 may display a "TFP2 EEPROM verification error." message. In this case, the displayed "TFP2 EEPROM Checksum =" value and "Stored Checksum =" value will be different. This occurs when the stored checksum value (from the customer target image file) is derived from a different checksum calculation method than from what the TFP2 uses. Therefore, the TFP2 cannot confirm the EEPROM contents in this case. However, the checksum verification error will not prevent the TFP2 from programming the target IC. The "TFP2 EEPROM Checksum =" value is recalculated upon every power-on or system reset of the TFP2. Manual verification of the EEPROM’s contents requires comparing the TFP2 EEPROM Checksum value derived after the file download to subsequent power-on recalculated checksum values.
Hardware Precautions for Meter Boards

Meter Boards with 71M651X ICs

A capacitor from E_RST to ground and pull-up resistors for E_RXTX, E_RST, and E_TCLK should be used on the programming interface for protection from EMI, as shown in Figure 10.

![Figure 11: 71M651X Programming Interface](image)

In order to successfully emulate code or program the target flash using the ADM51, the meter board must have a provision to disable the hardware watchdog timer. Otherwise, the target is reset every 1.5 seconds, which makes programming the target flash impossible. Disabling the watchdog timer is usually done with a removable jumper as shown in Figure 11.

![Figure 12: 71M651X Programming Interface](image)

If the TFP2 is used to program the target flash, disabling the target watchdog timer is not necessary. The TFP2 has a mechanism that allows it to trigger the watchdog timer frequently in order to prevent a target reset.

Meter Boards with 71M652X or 71M653x ICs

Capacitors to ground should be used on the programming interface for protection from EMI. Production boards should have the ICE_E pin connected to ground.

If the ICE pins are used to drive LCD segments, the pull-up resistors should be omitted, as shown in Figure 12, and 22pF capacitors to GNDD should be used for protection from EMI.

It is important to bring out the ICE_E pin to the programming interface in order to create a way for reprogramming meters that are equipped with batteries and that contain meter ICs with code that sets the `SECURE` bit.
The rationale for this recommendation is as follows:

- Production meters containing batteries often have no reset button or other way of initiating a reset.
- The battery prevents the meter IC to be reset by simply removing the mains power.
- With no opportunity to cause a reset, the meter IC may be erased, but the reset required between the erase and programming operations is missing.

Providing access to ICE_E ensures that the part can be reset between erase and program cycles, which will enable programming devices to reprogram the part. The reset required is implemented with a watchdog timer reset (i.e. the hardware WDT must be enabled).

![Figure 13: 71M652X and 71M653X Programming Interface](image)
Appendix A: Schematics for Programmers Based on TFP2

It is fairly easy and straight-forward to design a simple device programmer using a TFP2 and a socket board containing a socket and some added components, as shown in Figure 13.

This programmer can be manually operated using the pushbutton or controlled with ATE equipment. It is also possible to duplicate the arrangement using two TFP2 programmers and two socket boards or even use multiple configurations to create the equivalent of a gang programmer, as long as each TFP2 has its own socket board.

The figures on the following pages show schematic designs of device programmers for various Teridian metering ICs. These programmers can be built based on regular PCBs or prototype boards such as "Perf-Board". Schematics for other Teridian metering ICs are very similar to the examples given in this document and can easily be derived from the schematics.

A few general rules apply when converting the schematics to actual circuits:

1) Crystal and crystal capacitors must be very close to the XIN and XOUT pins of the target IC.
2) Optionally, an external oscillator, such as an EPSON RX-8025 or any oscillator with digital 32 kHz output can be used. This option is recommended since it guarantees a more stable operation even in the presence of imperfect layout, contamination around the XIN/XOUT pins, and moisture buildup.
3) Bypass capacitors from VBIAS, V3P3A, V2P5 and other pins to ground should be mounted very close to the target IC.
4) The connections for the E_RST, ERXTX, and E_TCLK signals should be very short. This means that the 2X10 ICE connector that is used to plug in the ribbon cable from the TFP2 should be not more than 5 cm (2”) from the target IC. The emulator interface signals E_RST, ERXTX, and E_TCLK should be routed and connected carefully, i.e. away from the crystal oscillator inputs, with straight and short routes or wires (E_TCLK in particular, carries a 10 MHz signal).
5) The terminals labeled “Protective Earth” should be connected to a solid earth/ground in order to prevent the programming socket from accumulating electric charge when an isolated power supply is used.

Table 3 shows typical common components such as crystals, capacitors, connectors, and sockets that can be used for the socket boards.
<table>
<thead>
<tr>
<th>Part</th>
<th>Manufacturer</th>
<th>Part Number</th>
<th>US Distributor</th>
<th>Distributor Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>LQFP-64 socket</td>
<td>Yamaichi</td>
<td>IC169-064-*69-B5</td>
<td>Future Electronics and others</td>
<td></td>
</tr>
<tr>
<td>LQFP-100 socket</td>
<td>Yamaichi</td>
<td>IC169-100-*25-B5</td>
<td></td>
<td></td>
</tr>
<tr>
<td>TFP2 connector (2x10)</td>
<td>TYCO/AMP</td>
<td>5-104068-1</td>
<td>Mouser</td>
<td>571-5-104068-1</td>
</tr>
<tr>
<td>Crystal, 32 kHz</td>
<td>ECS</td>
<td>ECS.327-12.5-39-TR</td>
<td>Digi-Key</td>
<td>XC1658CT-ND</td>
</tr>
<tr>
<td>Oscillator, 32 kHz</td>
<td>Epson</td>
<td>RX-8025SA</td>
<td>Digi-Key</td>
<td>SER3650-CT-ND</td>
</tr>
<tr>
<td>Voltage regulator</td>
<td>Texas Instruments</td>
<td>TL431AIDR</td>
<td>Digi-Key</td>
<td>296-1288-1-ND</td>
</tr>
<tr>
<td>DC connector</td>
<td>Switchcraft</td>
<td>RAPC712X</td>
<td>Digi-Key</td>
<td>SC237-ND</td>
</tr>
</tbody>
</table>

Table 3: Common Components for the Socket Board
Figure 15: Programmer for 71M6511/6511H
Figure 16: Programmer for 71M6513/6513H
Figure 17: Programmer for 71M6521BE/DE/FE in 64-Pin Package
Figure 18: Programmer for 71M6521DE/FE in 68-Pin Package
# Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rev. 1.0</td>
<td>1/12/2009</td>
<td>First publication.</td>
</tr>
<tr>
<td>Rev. 1.2</td>
<td>5/18/2009</td>
<td>Updated manufacturer list of programming devices. Added reference to and description of CHKSUM.EXE utility. Added Appendix containing schematics for programming adapters.</td>
</tr>
<tr>
<td>Rev. 1.3</td>
<td>5/26/2009</td>
<td>Added external oscillator option to programmer socket schematics.</td>
</tr>
<tr>
<td>Rev. 1.4</td>
<td>6/9/2009</td>
<td>Clarified usage of bank_merge and CHKSUM utilities. Added image showing automatic launch of bank_merge in Output dialog box of Keil uVision 3. Corrected number of MPU cycles stated for preboot. Renamed the section “Programming ICs when Secure Bit is Set” to “The SECURE Bit”. Corrected the checksum given for the hex record :020000040001FC.</td>
</tr>
</tbody>
</table>

Teridian Semiconductor Corporation is a registered trademark of Teridian Semiconductor Corporation.

All other trademarks are the property of their respective owners.

Teridian products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement and limitation of liability. Teridian Semiconductor Corporation (TSC) reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders. TSC assumes no liability for applications assistance.

Teridian Semiconductor Corp., 6440 Oak Canyon Rd., Suite 100, Irvine, CA 92618
TEL (714) 508-8800,
FAX (714) 508-8877, [http://www.Teridian.com](http://www.Teridian.com)
e-mail: meter.support@teridian.com